The nonvolatile memory characteristics of metal-oxide-semiconductor structures containing Pt nanocrystals in SiO 2 gate oxide were studied. The Pt nanocrystals of 2 -3 nm in diameter were self-assembled from reduction of an ultrathin PtO x layer embedded in the SiO 2 by vacuum annealing at 425°C. A large hysteresis loop was found in the capacitance-voltage ͑C -V͒ relation indicating this significant memory effect. However, two different charge storage mechanisms were found for the Pt nanocrystals in devices with different tunnel oxide thickness. A counterclockwise C -V hysteresis was induced from substrate injection for the devices made with a thin tunnel oxide layer 2.5-5.0 nm thick. Contrast, a clockwise behavior attributed to the electron transfer from charged defects in the gate oxide was found for the devices having a tunnel oxide layer 7.5 nm thick. Memory-cell structures employing semiconductor or metal nanocrystals as storage elements in metal-oxidesemiconductor (MOS) field effect transistors have attracted much attention due to their properties as nonvolatile memory devices.
The nonvolatile memory characteristics of metal-oxide-semiconductor structures containing Pt nanocrystals in SiO 2 gate oxide were studied. The Pt nanocrystals of 2 -3 nm in diameter were self-assembled from reduction of an ultrathin PtO x layer embedded in the SiO 2 by vacuum annealing at 425°C. A large hysteresis loop was found in the capacitance-voltage ͑C -V͒ relation indicating this significant memory effect. However, two different charge storage mechanisms were found for the Pt nanocrystals in devices with different tunnel oxide thickness. A counterclockwise C -V hysteresis was induced from substrate injection for the devices made with a thin tunnel oxide layer 2.5-5.0 nm thick. Contrast, a clockwise behavior attributed to the electron transfer from charged defects in the gate oxide was found for the devices having a tunnel oxide layer 7.5 nm thick. Memory-cell structures employing semiconductor or metal nanocrystals as storage elements in metal-oxidesemiconductor (MOS) field effect transistors have attracted much attention due to their properties as nonvolatile memory devices. [1] [2] [3] [4] Most research has focused on the fabrication of Si or Ge nanocrystals in MOS structure, [1] [2] [3] [4] [5] [6] [7] but the metalnanocrystal memories are considered to be more beneficial in many aspects. [8] [9] [10] [11] [12] The metal nanocrystals have usually been fabricated by annealing an ultrathin metal film deposited on the thin gate oxide of SiO 2 . [8] [9] [10] [11] [12] However, the thermal and mechanical incompatibility between metal films and SiO 2 makes the fabrication of discrete and uniformly sized metal nanocrystals in gate oxide quite difficult. It is known that the oxidized phase of noble metals, such as PtO x , is chemically unstable, and can be easily reduced back to metallic state. 13 Accordingly, a self-assembly process of Pt nanocrystal formation from the reduction of an ultrathin PtO x layer embedded in SiO 2 is reported, and its memory characteristics are studied in this work.
A trilayer structure containing a thin tunnel oxide layer of SiO 2 , an ultrathin PtO x layer, and a control oxide layer of SiO 2 was prepared. The tunnel oxide layer 2.5-7.5 nm thick was grown at 800°C in pure oxygen on ͑100͒ p-type ͑1-10 ⍀ cm͒ Si. The PtO x layer ϳ4 nm thick and the control oxide layer 24 or 36 nm thick, were deposited subsequently at room temperature by rf-magnetron sputtering with a low rf power giving a deposition rate of 2 nm/ min. All the MOS devices were then annealed at 425°C for 25 min in vacuum, which resulted in a reduction of the ultrathin PtO x layers into discrete Pt nanocrystals embedded in SiO 2 matrix. The MOS devices were then fabricated by deposition of Pt top electrode (200 m in diameter) with hard mask. For comparison, a MOS made with pure SiO 2 gate oxide (7.5 nm thermal oxide +24 nm sputtered oxide) was also prepared. Figure 3 shows the typical high-frequency ͑1 MHz͒ capacitance-voltage ͑C -V͒ relations in the MOS devices with or without embedded Pt nanocrystals. The C -V relations were measured with the voltage swept from accumulation to inversion and back. All the MOS devices with embedded Pt nanocrystals exhibit wide C -V hysteresis around the zero gate voltage, which clearly reveals their significant charge storage effect. However, the device with pure SiO 2 gate oxide only shows a negligible hysteresis, but there is a large negative flatband voltage ͑V fb ͒ shift, indicating the presence of dense positively charged defects in the sputtered layer of SiO 2 . 5, 7 The location of the previous C -V hysteresis curves is close to the zero gate voltage also suggesting that the positive fixed charges in the overlaid sputtered-oxide can be compensated by the excess electrons trapped in the Pt nanocrystals due to its large work function. 10 It is interesting that the hysteresis loops in devices with a thinner tunnel oxide, i.e., 2.5 and 5.0 nm, are counterclockwise, but those with a thicker tunnel oxide, i.e., 7.5 nm, are clockwise. The opposite hysteresis behavior indicates the involvement of different mechanisms of charge storage in the Pt nanocrystals for devices having different tunnel oxide thickness. The counterclockwise hysteresis can be realized by the mechanism of substrate injection of charges into the nanocrystals. [4] [5] [6] [7] By contrast, the clockwise hysteresis may be related to the drift of positively charged mobile ions contaminated in the gate oxide, 14 or the charge injection from the gate. 15 However, the former is not feasible in this case, as the magnitude of V fb shift in the hysteresis is much larger than that usually induced by the trace contamination of mobile ions. 16 The gate injection is also unlikely the main cause, since the increase of control oxide thickness from 24 to 36 nm does not suppress the hysteresis. A similar clockwise hysteresis has also been reported in the MOS structure made with Pt-diffused-in gate oxide. [16] [17] [18] [19] Unfortunately, its mechanism was not really discussed in the above-mentioned works.
Since the Pt nanocrystals can act as traps of electrons released from the positively charged defects in the sputtered oxide, another charge storage mechanism could be induced from electron transfer between the Pt nanocrystals and their surrounding fixed defects in the overlaid sputtered-oxide. This mechanism competes with the one from substrate injection. For a thick tunnel oxide, the substrate injection would be significantly suppressed and therefore, the contribution of electron transfer from the fixed defects in the overlaid sputtered-oxide becomes dominant, leading to the observed clockwise hysteresis. The leakage current measurement, as shown in the inset to Fig. 3 , also reveals the different electronic characteristics of the above devices. The one with 2.5-nm-thick tunnel oxide has a positive turn-around voltage, V t , in the current-voltage relation with gate voltage swept from inversion to accumulation, but that with 7.5-nm-thick tunnel oxide has a negative V t . The former is obviously related to the trapping of electrons in the Pt nanocrystals from substrate injection, 20 but the latter indicates the depletion of trapped electrons in the Pt nanocrystals associated with the electron transfer back to the surrounding fixed chargeddefects in the overlaid sputtered-oxide.
The effects of gate voltage and frequency on the flatband voltage, V fb , are also compared in Figs. 4(a) and 4(b), respectively. The window of V fb opens with increasing the gate voltage over 2 V for both devices, but it opens more widely for that with a thinner tunnel oxide indicating the more effective charging and discharging of Pt nanocrystals through substrate injection. The frequency dependence of V fb also shows that it is insignificant for the device with 2.5-nm-thick tunnel oxide, but that with 7.5-nm-thick tunnel oxide has a negative shift of V fb with increasing the measurement frequency. As the frequency dependence of V fb is related to the trapping stability of electrons in the Pt nanocrystals, the result indicates the relative instability of electrons transferred from charged-defects.
Charge retention characteristics of the Pt nanocrystals in the above two devices were then measured at room temperature using a ±8 V gate voltage stress for 1 s. Figure 5 shows the change of V fb after write (charging) or erase (discharging) against duration time. The window of V fb significantly narrows within the first 10 3 s, and becomes stabilized for longer duration. However, the device with a thinner tunnel oxide has a substantially larger window of ϳ1 V after stabilization, but the other is only ϳ0.4 V. The retention of stored charges is related to the rate of leakage across the effective potential barrier around Pt nanocrystals. Since the sputtered oxide is overlaid on the Pt nanocrystals, the path of electron transfer between Pt nanocrystals and the dense defects adjacent to them is apparently shorter than that through the tunnel oxide in substrate injection. Therefore, a lower effective potential barrier of leakage and, consequently, a relatively worse retention can be realized for charge storage based on electron transfer from the dense defects adjacent to the Pt nanocrystals.
In conclusion, metal-oxide-semiconductor memory structures based on Pt nanocrystals were successfully fabricated from the reduction of an ultrathin PtO x layer. A significant memory effect was manifested by the hysteresis in highfrequency C -V relation. However, two opposite hysteresis behaviors attributed to different charge storage mechanisms were found from the devices having different tunnel oxide thickness. The relatively stable characteristics of charge storage through substrate injection were also demonstrated.
